Intel Foundry cuts carbon per wafer by up to 70% as AI demand pushes customers to scrutinise Scope 3
Intel's 2025-26 Corporate Responsibility Report shows a 70% carbon-per-wafer reduction and $999 million in green investment, directly lowering Scope 3 emissions for foundry customers.

Intel Foundry's 2025-26 Corporate Responsibility Report, published in June 2026, puts a concrete number on what lower-carbon semiconductor manufacturing means for customers: up to a 70% reduction in carbon footprint per wafer compared with a conventional grid-energy baseline[1]. That figure matters because, for fabless chip designers and hyperscale cloud operators, wafer production typically sits inside their Scope 3 inventory rather than their own operational footprint.
Why foundry emissions land in customer Scope 3
Greenhouse gas emissions are reported in three tiers. Scope 1 covers a company's direct emissions; Scope 2 covers purchased energy; Scope 3 covers indirect emissions across the value chain - suppliers, manufacturing partners, logistics, and product use[1]. Because chip manufacturing is typically performed by foundry partners, emissions generated during wafer production are generally reflected in customers' Scope 3 inventories rather than their direct operational footprint[1]. As AI infrastructure scales and sustainability disclosures tighten, that accounting detail is becoming a procurement consideration.
What Intel Foundry reported for 2025
The renewable electricity headline is the foundation of the per-wafer figure. In 2025, Intel achieved 100% renewable electricity across its U.S., European, Israeli, Malaysian, Vietnamese, and Chinese manufacturing sites, bringing the global total to 99%[1]. The cumulative effect is significant: nearly 85% of Intel's Scope 1 and Scope 2 emissions over the past decade have been avoided through renewable energy and efficiency investments[1], and Scope 1 and Scope 2 GHG emissions are down 16% versus the 2019 baseline[1].
Beyond energy, the report records:
- Approximately 11.2 billion gallons of water conserved in 2025 through operational improvements and community partnerships[1], with net positive water status achieved in the United States, India, and Costa Rica
- Approximately 69% of manufacturing waste streams reused, recovered, or recycled[1]
- $999 million allocated to green projects between 2021 and 2025, covering emissions avoidance, energy and water savings, and waste diversion[1]
Process technology as a second lever
Sustainable manufacturing operations address the carbon embedded in making a chip. Process efficiency addresses the carbon emitted when that chip runs in a product - the downstream Scope 3 that customers carry in their own inventories.
Intel 18A, which entered production in 2025, delivers up to 18% higher performance at iso-power or up to 38% lower power at iso-performance compared with Intel 3, alongside approximately 30% greater chip density[1]. The follow-on Intel 14A is expected to deliver a further 15-20% performance gain at iso-power or 25-35% lower power at iso-performance[1]. Denser, more power-efficient chips mean fewer devices needed per workload and lower energy draw per operation - both of which reduce the Scope 3 emissions customers report from product use.
Intel is also working upstream: in 2026 the company is engaging its top suppliers to submit validated GHG reduction goals and actionable plans toward a net-zero upstream Scope 3 target by 2050.
The long-term targets - net-zero Scope 1 and Scope 2 by 2040, net-zero upstream Scope 3 by 2050 - set the trajectory[1]. The near-term test is whether the 18A-P risk-production ramp and the supplier engagement programme translate the per-wafer carbon gains into verified reductions that customers can book in their own sustainability disclosures.
Written by Electronics Insider's automated desk from the sources above and published automatically. How we work.
Related
Design & EDAAgentrys claims its Studio platform lets chip design teams assemble a custom multi-agent flow in 30 minutes
Agentrys says its Studio platform can stand up a custom multi-agent chip design flow in about 30 minutes, with a live demonstration planned for Hot Chips 2026 on 23-25 August.
21 Aug 2026
Design & EDASiemens EDA details Questa One's three-pillar AI update at DAC 2026
Siemens EDA briefed attendees at DAC 2026 on Questa One's latest AI-driven verification updates, covering faster engines, MCP-enabled inter-engine communication, and an Agentic Toolkit with five domain-scoped agents.
21 Aug 2026
SemiconductorsLam Research's Semiverse Solutions shows feedforward control lifting wafer pass rates from 61% to 97% in digital twin simulation
Lam Research's Semiverse Solutions used SEMulator3D digital twin simulation to show feedforward etch control raising wafer pass rates from 60.82% to 96.77% and improving Cpk 2.5x.
21 Aug 2026