The Silicon Brief - 10 September 2026
Today: Samsung commits to High NA EUV DRAM by 2028 as TSMC, Intel, and ASML form a 12-inch photomask consortium; Kioxia rules out SK Hynix tie-up; Intel locks in fab spending; and South Korea's chip hub gets its funding anchor.

Today's edition covers the semiconductor industry's biggest lithography realignment in decades, a sharp rebuttal from Kioxia's CEO on NAND consolidation, Intel's capital commitment to its European and US fabs, and South Korea's government-backed memory cluster taking shape.
Samsung and ASML announced on 8 September 2026 that Samsung will be the first chipmaker to deploy High NA EUV lithography in DRAM high-volume manufacturing, targeting 2028 - and simultaneously joined TSMC and Intel in a new industry consortium to transition from the 6-inch photomask standard, in use since the 1980s, to a 12-inch format[1]. The 12-inch photomask initiative, announced at the SPIE BACUS Photomask Technology conference in Monterey, targets a pilot line by 2031 and full High NA lithography system readiness for advanced-node production by 2033, with the larger mask area expected to eliminate the roughly 30% stitching throughput penalty that currently limits large-die AI accelerator output. For memory engineers, the 2028 DRAM commitment is the more immediate signal: High NA EUV raises the numerical aperture of projection optics from 0.33 to 0.55, enabling finer features that should extend the DRAM scaling roadmap and simplify process steps[1].
Kioxia Holdings CEO Mutsumi Ota on 9 September 2026 publicly ruled out a manufacturing tie-up with SK Hynix, pushing back on comments made by SK Group chairman Chey Tae-won, who had floated joint NAND production as a way to share the capital burden of AI-driven capacity expansion. Ota also pledged to keep memory prices from rising to levels that could suppress long-term AI demand - a notable commitment at a moment when Kioxia and SanDisk together plan more than ¥ 5 trillion in spending to expand their jointly owned facilities in Japan. The rebuff matters because it leaves the NAND market's consolidation question open: SK Hynix must now fund its own expansion, including a 54 trillion won domestic capacity build and a new advanced packaging facility in Indiana.
Intel CFO David Zinsner confirmed on 3 September 2026 that the company's $23 billion August equity raise was pre-funding for committed fab capacity in Ireland, Arizona, and Oregon, not a distress signal, with the spending tied to equipping those sites before the 14A node reaches high-volume manufacturing in 2028. The disclosure, made at Deutsche Bank's 2026 Technology Conference, also put Intel's advanced packaging business on record as a growth driver, with gross margin now described as "comfortably in the 40s" - a figure that will be watched closely by foundry customers evaluating EMIB-T as an alternative to TSMC's CoWoS.
Samsung Electronics and SK Hynix are anchoring a new South Korean semiconductor cluster with a combined 800 trillion won investment plan aimed at expanding memory production capacity for AI infrastructure. The cluster, backed by government land, power, and infrastructure commitments, signals that both companies intend to absorb the capital demands of the current HBM and DRAM cycle domestically rather than through cross-border manufacturing partnerships - a direct counterpoint to the Kioxia-SK Hynix consolidation discussion that Ota closed down on 9 September.
Written by Electronics Insider's automated desk from the sources above and published automatically. How we work.
Related
SemiconductorsToken spend is becoming a line item in EDA project budgets, DAC roundtable finds
A closed-door DAC 2026 roundtable with Cadence, Synopsys, Siemens EDA, Keysight, and ChipAgents found token cost has moved from an afterthought to a formal budget concern in chip design projects.
10 Sept 2026
Design & EDACadence's Amol Borkar explains why AI voice at the edge demands a rethink of SoC architecture, not just faster processors
Semiconductor Engineering's interview with Cadence's Tensilica DSP lead lays out why NLP is reshaping audio SoC design - and why raw clock speed is the wrong lever to pull.
10 Sept 2026
Design & EDAFrench gendarmerie researchers show voltage glitching bypasses eMMC password locks on 3 of 10 commercial parts, with measurable evidence alteration
A paper from France's Institut de Recherche Criminelle quantifies both the success rate and the data-integrity cost of fault-assisted eMMC access in forensic investigations.
10 Sept 2026